Hardware Realization of a General Purpose FFT Processor in a Distributed Processing Configuration

Authors

  • K. Ganesan Naval Physical and Oceanographic Laboratory, Cochin
  • T. S. Govardhanarajan Naval Physical and Oceanographic Laboratory, Cochin
  • A. Dhurkadas Naval Physical and Oceanographic Laboratory, Cochin
  • S. Veerabhadraiah Naval Physical and Oceanographic Laboratory, Cochin

DOI:

https://doi.org/10.14429/dsj.32.6193

Keywords:

INTEL, FFT, Hardware

Abstract

An efficient hardware implementation of a 1024-point sequential FFT processor is described. The processor has been configured in a distributed processing system with an INTEL 8086 microprocessor. In case of real signals, it performs a 1024-point transform of two real signals, simultaneously within the same period and subsequently does spectral separation 2.6 msec. Its general purpose capability and the case of interfacing it with standard mini/micro computers are highlighted with a specific illustrations using the INTEL 8086 microprocessor.

Author Biographies

K. Ganesan, Naval Physical and Oceanographic Laboratory, Cochin

Naval Physical and Oceanographic Laboratory, Cochin-682 004

T. S. Govardhanarajan, Naval Physical and Oceanographic Laboratory, Cochin

Naval Physical and Oceanographic Laboratory, Cochin-682 004

A. Dhurkadas, Naval Physical and Oceanographic Laboratory, Cochin

Naval Physical and Oceanographic Laboratory, Cochin-682 004

S. Veerabhadraiah, Naval Physical and Oceanographic Laboratory, Cochin

Naval Physical and Oceanographic Laboratory, Cochin-682 004

Downloads

Published

2014-02-12

How to Cite

Ganesan, K., Govardhanarajan, T. S., Dhurkadas, A., & Veerabhadraiah, S. (2014). Hardware Realization of a General Purpose FFT Processor in a Distributed Processing Configuration. Defence Science Journal, 32(1), 41–46. https://doi.org/10.14429/dsj.32.6193

Issue

Section

General Papers

Most read articles by the same author(s)