Tharakan K, Rao S. Generation of High Power Test Vector Set for Combinational VLSI Circuits. DSJ [Internet]. 1Oct.2002 [cited 23Apr.2024];52(4):351-6. Available from: https://publications.drdo.gov.in/ojs/index.php/dsj/article/view/2190