Tharakan, K.T., and S.S.S.P. Rao. “Generation of High Power Test Vector Set for Combinational VLSI Circuits”. Defence Science Journal 52, no. 4 (October 1, 2002): 351-356. Accessed April 25, 2024. https://publications.drdo.gov.in/ojs/index.php/dsj/article/view/2190.