Tharakan, K. O., and S. Rao. “Generation of High Power Test Vector Set for Combinational VLSI Circuits”. Defence Science Journal, vol. 52, no. 4, Oct. 2002, pp. 351-6, doi:10.14429/dsj.52.2190.