K. Tharakan and S. Rao, “Generation of High Power Test Vector Set for Combinational VLSI Circuits”, DSJ, vol. 52, no. 4, pp. 351-356, Oct. 2002.