K. O. Tharakan and S. Rao, “Generation of High Power Test Vector Set for Combinational VLSI Circuits”, Def. Sc. J., vol. 52, no. 4, pp. 351–356, Oct. 2002.