S. V. Mathew, S. Punnekkat, and A. Saiam, “Optimising Model for Memory Fault Tolerance in Onboard Computer”, Def. Sc. J., vol. 52, no. 1, pp. 33–39, Jan. 2002.