Tharakan, K. and Rao, S. (2002) “Generation of High Power Test Vector Set for Combinational VLSI Circuits”, Defence Science Journal, 52(4), pp. 351-356. doi: 10.14429/dsj.52.2190.