Tharakan, K.T., and S.S.S.P. Rao. 2002. “Generation of High Power Test Vector Set for Combinational VLSI Circuits”. Defence Science Journal 52 (4), 351-56. https://doi.org/10.14429/dsj.52.2190.