THARAKAN, K.; RAO, S. Generation of High Power Test Vector Set for Combinational VLSI Circuits. Defence Science Journal, v. 52, n. 4, p. 351-356, 1 out. 2002.