Tharakan, K.; Rao, S. Generation of High Power Test Vector Set for Combinational VLSI Circuits. DSJ 2002, 52, 351-356.