Tharakan, K. O.; Rao, S. Generation of High Power Test Vector Set for Combinational VLSI Circuits. Def. Sc. J. 2002, 52, 351-356.