| || Optimising model for memory fault tolerance in onboard computer
Author : Mathew, Suresh V. ;Punnekkat, Saikumar ;Salam, Abdul
Source : Defence Science Journal ; Vol:52(1) ; 2002 ; pp 33-39
Subject : 629.7 Aeronautics;629 Transport Vehicle Engineering
Keywords : Reliability ;Fault tolerance ;Memory errors ;Onboard computers ;Real time systems
Abstract : This paper presents an optimising model for integrating the traditional reliability prediction methodology with simple analytical techniques to facilitate the designer to decide upon the memory fault-tolerant choices of an onboard computer. In this exercise, the hardware reliability estimates of a circuit without any error correction as well as that of a circuit with error detection and correction were calculated. The failure rates of each component and soldering have been accounted for in these prediction procedures. A suitable probability distribution is chosen for data errors and is analytically combined with the hardware reliability predictions to study the trade-offs. An optimum strategy for introducing the hardware error correction logic in the circuit is presented.